Abstract Due to technology downscaling, embedded systems have increased in complexity and heterogeneity. Increasingly large process, voltage, and temperature variations negatively aect the design and optimization process of these systems. These factors contribute to increased uncertainties that in turn undermine the accuracy and effectiveness of traditional design approaches. In this paper, we formulate the problem of uncertainty aware mapping for multicore embedded systems as a multi-objective optimization problem. We present a solution to this problem that integrates uncertainty models as a new design methodology constructed with Monte Carlo and evolutionary algorithms. The methodology is uncertainty aware because it is able to model uncertainties in design parameters and to identify robust design solutions that limit the inuence of these uncertainties onto the objective functions. The proposed design methodology is implemented as a tool that can generate the robust Pareto frontier in the objective space formed by reliability, performance, and energy consumption.
I. Introduction
Continuous technology downscaling and the increase in size of embedded systems resulted in new design challenges: increased design uncertainties due to variations in fabrication processes, supply voltage, and temperatures [1] ; poor reliability and performance degradation caused by elevated rates of faults and increasingly adverse aging mechanisms [2] ; and increased design complexity caused by heterogeneity of the hardware platform, diversity in hardware and software components, and new communication infrastructures such as networks-on-chip [3] . These factors make for design parameters not to be deterministic anymore; instead they become less precisely known or more uncertain. If these design parameters become uncertain then, the path of explored solutions during design space exploration (DSE) may become uncertain and divergent from the path towards the true optimal solution.
In this context, it becomes desirable to be able to quantify such divergence and to develop a design methodology capable of nding design solutions that are the most likely, with certain condence, to be robust against uncertainties. Normally, such design solutions would be points on the Pareto frontier generated during the design space exploration, an example of which is shown in Fig. 1 .a. However, when one considers uncertainties in the design process, the traditional Pareto surface in the solution space becomes uncertain as shown in Fig. 1 .b.
In this paper, we propose a design method that is able to identify robust design points on this uncertain Pareto frontier. The proposed method models and handles uncertainties directly. This method is implemented as a computer program (i.e., a design tool) that integrates uncertainty models and algorithms to solve the problem of mapping for hardware/software (HW/SW) design of embedded systems. Our tool chooses as the best nal solution the one closest to the origin of the 3D objective space from Fig.  1 .b. This represents a compromise among all three objectives. However, the designer can pick a dierent solution. For example, if performance is really the most important for some application, then, a design point with the best performance can be selected, but likely with worse reliability and power consumption.
II. Related Work
The problem of HW/SW co-design for embedded systems has been studied extensively in the past. It was formulated as multi-objective optimization in studies of system-level synthesis [4] , [5] as well as of platform conguration [6] . Several previous solutions have been integrated into computer aided design automation tools [7] , [8] , [9] . These tools facilitate exible system-level performance evaluation by providing support for mapping a behavioral application specication to an architecture specication [10] , [11] . Also, reliability has become a primary design concern alongside traditional design objectives [12] , [13] . However, the majority of the previous work did not consider uncertainty or reliability in the design process of embedded systems. The studies in [14] , [15] are recent attempts to capture uncertainty in the process of optimization of embedded systems. In this paper, we integrate such techniques in a comprehensive approach that considers also performance and energy consumption, not only reliability. The main contributions include: 1) We solve the mapping problem for general purpose embedded systems while considering simultaneously reliability, execution time, and energy consumption. The proposed solution is implemented as a design space exploration method that uses the Nondominated Sorting Genetic Algorithm (NSGA-II). 2) We model and deal with uncertainty in design parameters. We investigate dierent levels of injected uncertainty and provide simulation results. 3) We assume the architecture platform to be comprised of both hardware and software components. To the best of our knowledge, our work is the rst to address the problem of multi-objective (reliability, performance, and energy) mapping for general purpose embedded systems under uncertainties.
III. Proposed Design Methodology

A. Block Diagram
The proposed design method is an iterative process that uses an enhanced evolutionary algorithm, to solve the problem of mapping. The problem of application mapping is the problem of nding the best placement of application tasks and communications between tasks to the architecture platform as illustrated in Fig. 2 .
Finding the best placement is done by exploring the design space formed by all possible solutions. This exploration is implemented as an iterative optimization algorithm. The outer loop of this iterative process is illustrated in Fig. 3 , which shows the block diagram of the proposed design method. The inner loop represents the iterative process of the Monte Carlo (MC) simulation technique that we employ for the estimation of objective functions under uncertainty. The primary objectives that we consider in this paper include reliability, performance (measured as execution time), and energy consumption. Thus, the problem we address is a multi-objective objective problem under specied levels of uncertainty. The output of the optimization Fig. 3 . Block diagram of the proposed design methodology for embedded systems mapping under uncertainties.
process illustrated in Fig. 3 is a set of robust solutions that form the robust Pareto frontier in the three dimensional objective space. In the next sections, we describe the primary steps of the proposed design ow.
B. Uncertainty Modeling
The Uncertainties block on the top left-hand side from the diagram in Fig. 3 represents the uncertainty injection process. There has been signicant work studying uncertainty in various elds including engineering, mathematics, and other sciences [16] . However, it is generally agreed that there is no single model for handling any type of imperfect information. Therefore, similarly to [14] , we propose to adopt the most general approach to capture uncertainty: design parameters and their variation can be specied as generalized, continuous or discrete, probability distributions in any mixture. Aside from its generality and ability to accommodate any probability distribution, this approach has the advantage of being able to accommodate complementary approaches as well. For instance, we can use uniform distributions to convert interval estimates into the proposed framework. On the limitations side, combining dierent probability distributions is usually analytically intractable, and therefore we must resort to Monte Carlo simulation based techniques in order to quantify gures of merit (described later). This, in turn, may increase the computational runtime.
Uncertainty can be injected into the application or/and the architecture, depending on what design parameters are assumed to be aected by uncertainties and to what degree. This injection will be done in dierent amounts or degrees during the design space exploration depicted in Fig. 3 . The injection process amounts to generating samples from prespecied probability distributions during the Monte Carlo simulation technique used to evaluate reliability, execution time, and energy. Because we allow working with any type of probability distribution, we must dene what is meant by injecting a given percentage of uncertainty into the design parameters of interest. We do that by pre-specifying the mean and the variance of the probability distributions out of which the sampling is done according to the rules listed in Table I .
The rationale behind the rules presented in Table I can   TABLE I Rules for defining mean and variance of distributions from which sampling must be done to achieve a certain degree of uncertainty injection.
Probability Uncertainty Uncertainty Uncertainty Distribution
be explained with the help of Fig. 4 . For example, let us assume that the uncertainty is modeled for some design parameter with a uniform distribution. Then, modeling 5% of uncertainty in this design parameter during the design space exploration is achieved by having the MC simulation (discussed later in a dierent section) generate samples from an interval as shown in Fig. 4 .a for the case when for example the mean is μ = 100.
That is because the variance (whose square root is the standard deviation, σ) is given by the expression V ar = (b − a) 2 /12. In the case of a Gaussian distribution, samples are generated randomly from a distribution Gaussian(μ, σ) but only samples falling inside the interval [μ − 3σ, μ + 3σ], as shown in Fig. 4 .b are accepted, which represent 99.7% of all generated samples. The case of the beta distribution is similar to that of the Gaussian case. The dierence is only in the actual condence level, which can be dierent from 99.7%. When no uncertainty is injected, the mean value μ becomes the deterministic xed value for that design parameter. Note that similar rules can be derived for any other type of distribution that we may be interested in using to model parameter uncertainty. For simplicity, in this paper, we restrict ourselves to using uniform and Gaussian distributions for modeling the execution time and the power consumption of architecture components and for modeling the transition probabilities inside the reliability model (discussed later). In addition, beta distribution is used to model failure rates of components, similarly to the study in [14] . However, our framework is exible and can easily accommodate other probability distributions if embedded designers nd their data to t better such distributions.
C. Application and Architecture Modeling
To model the Application in Fig. 3 , we use the notation from [17] and model applications using Kahn Process Networks (KPNs), which are very popular models of computation used in embedded systems design [5] , [17] . An KPN is represented as an application directed graph G AP (V AP , E AP ) (see Fig. 2 ). Each vertex v i , i ∈ {1, .., |V AP |} corresponds to a process or task of G AP . For each vertex v i , we dene B i = {e j ∈ E AP } to be the set of application channels connected to vertex v i . When a vertex is mapped to a hardware component, ht i represents the hardware execution time. When the task can be executed on multiple hardware cores, ht i becomes a set ht i = {ht i1 , ht i2 , .., ht iU }, where U is the number of hardware cores on which the task can be executed. When a vertex is mapped to a software component, st i is the software execution time. When the task can be executed on multiple software components, st i becomes a set st i = {st i1 , st i2 , .., st iV }, where V is the number of software components on which the task can be executed. Each edge e j , j ∈ {1, .., |E AP |} corresponds to link between two dierent tasks of G AP . If a communication link is mapped onto a memory core, mt j represents the memory access time, which will be added to the path delay. When the link can be mapped to multiple memory components, mt j becomes a set mt j = {mt j1 , mt j2 , .., mt jW }, where W is the number of memory components to which the link can be mapped to.
The Architecture model is also represented by a graph G AR (V AR , E AR ), where the sets V AR and E AR denote the architecture components and the connections between them. The set of architecture components consists of two disjoint subsets: the set of processing cores (P) that include hardware and software elements and the set of memories (M), V AR = P ∪ M . The delay of a communication link between two dierent architecture components is denoted as lt pq , with p, q ∈ {1, .., |E AR |}. The power dissipations are denoted as w pe for the core p during execution, as w me for the memory core m, and as w le for the communication links. In this paper, we assume that the architecture platform is given because we do not address the problem of architecture synthesis.
D. Design Space Exploration Using Genetic Algorithms
The Design Space Exploration block from Fig. 3 is where new mapping solutions are generated and the optimization process takes place. This is a challenging step not only because of the complexity of the problem but also because it must model uncertainties. The mapping problem is a multi-objective optimization problem whose objective functions or quality attributes often conict. In this paper, we consider the following objectives.
D.1 Objective 1: Reliability
The rst objective function is the reliability of the system, which needs to be maximized. To estimate reliability, we use the approach described in [18] , [19] due to its simplicity. Note that other reliability models can be used here as well. Our framework is generic enough and can employ any reliability model of interest such as that presented in [15] for example.
The reliability model is based on absorbing discrete time Markov chain (DTMC) models, which are graphical models consisting of nite state machine like state graphs [18] . For a given mapping solution, the DTMC model is constructed from the architecture platform of the system. The expression to estimate the architecture based reliability of the system is:
Where S is called the fundamental matrix of the DTMC, S(i, j) is the expected number of visits to state j starting from state i before it is absorbed, and n is the number of states in the model. The objective of maximizing the reliability of the system can be written as a minimization objective as follows:
D.2 Objective 2: Execution Time
The second objective function is the one that minimizes the maximum execution or processing time of the critical path from the set of all paths (set denoted as P ath) inside the application task graph. This minimum value is used as a direct measure of performance, and, using the notations introduced earlier, can be expressed as follows. 
The rst term in the above equation represents the contribution of the hardware cores to the execution time of the critical path. Similarly, the second term captures the contribution from the tasks executed as software modules. Finally, the third term is the contribution to the processing time of the delay due to direct links between dierent architecture cores and possibly of the memory access time if the application communication channel j is mapped onto a memory core. Here, mt jw is the memory access time with w ∈ {1, .., M }, lt kl is the link delay between architecture cores k and l with k, l ∈ {1, .., |V AR |} and lt mn is the link delay between architecture cores m and n also with m, n ∈ {1, .., |V AR |}.
The variables x iu , x iv , x jw , and x j are decision variables that capture whether a task i is mapped to a hardware core u or a software core v, whether a communication channel j is mapped to a memory core w, and whether a communication channel is contained within a core (i.e., two communicating tasks are mapped to the same core, in which case x j = 0) or not. The values of these decision variables are dierent for dierent mapping solutions, which are generated during the genetic algorithm based design space exploration from Fig. 3 .
D.3 Objective 3: Energy Consumption
The third objective function minimizes the energy consumption. 
D.4 Solving the Multi-objective Problem
Once all three objective functions are dened as discussed in the previous sections, the overall optimization problem − which in our case is the mapping problem − can be written in a generalized form as follows [20] :
(6) In the above equation, x represents a particular solution, and X is a set of feasible solutions. In our case, a mapping solution is captured by the individual decision variables discussed earlier that completely describe how application tasks are assigned to the cores of the architecture platform. The three individual objective functions f 1 , f 2 , and f 3 effectively evaluate the expressions from equations (2), (3), and (4) for a given mapping solution. The overall objective function z = f (x) translates a solution x from the decision space dened by the decision variables to a point in the objective space dened by the three objective or cost functions. In our case, the objective space is three dimensional and the overall objective function is dened as the equally weighted summation of the three individual objective functions from equations (2), (3), and (4).
Because multi-objective optimization problems usually do not have a single best solution which optimizes all objectives at the same time, we are interested in nding a set of solutions that form the so called Pareto frontier. The solution points that form the Pareto frontier are points that are non-dominated by any other solution point among all solutions from the feasible set. To solve the multi-objective mapping problem and to generate the Pareto frontier, we use evolutionary algorithms due to their ability to handle multiple objectives at the same time. More specically, we minimum number of MC runs after which convergence in the process of estimation is achieved. To answer this question, we looked at how the number of MC runs impacted the convergence of the estimation of the objective cost functions. This is illustrated by the plot in Fig. 10 , where we can see that after about 2000 iterations of the MC algorithm, the estimated value of reliability converges to a stable value. Similar results were obtained during the estimation of performance and energy consumption.
V. Conclusion
We presented a design methodology for the design of embedded systems under uncertainties. The proposed methodology integrates uncertainty models and optimization algorithms constructed with Monte Carlo and evolutionary algorithms and is capable of nding the robust Pareto frontiers in the objective space for a given testcase application, architecture platform, and given levels of injected uncertainties. Simulation results demonstrated the eectiveness of the proposed design method. In future work, we plan to also include scheduling into our problem formulation and to investigate architecture models that use networks-on-chip for communication. Architecture platform synthesis with direct consideration of all three objectives is also an interesting problem to investigate.
